

<p><i>Microelectronic Devices and Circuits- EECS105</i></p> <p><i>Final Exam</i></p>
--

Wednesday, December 8, 1999

Costas J. Spanos
University of California at Berkeley
College of Engineering
Department of Electrical Engineering and Computer Sciences

Your Name: _____
(last) (first)

Your Signature: _____

1. Print and sign your name on this page before you start.
2. You are allowed three, 8.5"x11" handwritten sheets. No books or notes!
3. Do everything on this exam, and make your methods as clear as possible.

Problem 1 _____ / 24
Problem 2 _____ / 28
Problem 3 _____ / 24
Problem 4 _____ / 24
TOTAL _____ / 100

MOS Device Data (you may not have to use all of these...)


$\mu_n C_{ox} = 50 \mu A/V^2$, $\mu_p C_{ox} = 25 \mu A/V^2$, $V_{Tn} = -V_{Tp} = 1V$, $L_{min} = 2 \mu m$. $V_{BS} = 0$.
 $\lambda_n = \lambda_p = 0.1 V^{-1}$ when $L = 2 \mu m$, and it is otherwise proportional to $1/L$
 $C_{ox} = 2.3 fF/\mu m^2$, $C_{jn} = 0.1 fF/\mu m^2$, $C_{jp} = 0.3 fF/\mu m^2$, $C_{jsw n} = 0.5 fF/\mu m$,
 $C_{jsw p} = 0.35 fF/\mu m$, $C_{ovn} = 0.5 fF/\mu m$, $C_{ovp} = 0.5 fF/\mu m$

npn Data $I_S = 10^{-17} A$, $\beta = 100$, $V_A = 25V$, $\tau_F = 50ps$, $C_{je} = 15fF$, $C_{\mu} = 10fF$

pnp Data $I_S = 10^{-17} A$, $\beta = 50$, $V_A = 25V$, $\tau_F = 50ps$, $C_{je} = 15fF$, $C_{\mu} = 10fF$

Problem 1 of 4: Answer each question briefly and clearly. (4 points each, total 24)


Mark in the table below the npn Bipolar Transistor in forward action mode the direction of flow, and the type of flow (drift or diffusion) of electrons, in each of the bulk and depletion regions.



drift	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
diffusion	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
→	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
←	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>


(place a mark at the appropriate box to indicate your answer. You can choose more than one box if appropriate.)

Where is the maximum $|E|$ field in a forward-biased junction? Please place a mark on the graph below.



What happens to the drain current of an n-channel MOS transistor in saturation, when L and W increase proportionally? (i.e. L and W increase, but W/L stays constant. Assume that V_{GS} , V_{BS} and V_{DS} stay constant. Do take λ into account!)


Name one advantage and one disadvantage of a MOS current source employing a CG buffer, versus one that does not employ one.




Advantage:

Disadvantage:

The following multistage amplifier is meant to deliver a voltage signal to a relatively small ohmic load of $1\text{K}\Omega$. Mark your choice of the last stage, and write a brief justification.




The following voltage amplifier has a voltage gain $A_v = -100$. What is the capacitance “seen” by the signal source, due to the added capacitor $C_\mu = 1\text{pF}$ as shown?



Problem 2 of 4 (28 points)

The following p-channel common source amplifier uses a rather primitive current supply: it is a simple resistor $R_D=10\text{k}\Omega$ tied between drain and ground. $L = 2\mu\text{m}$, $\lambda_p = 0.1\text{V}^{-1}$.



For each of the following questions, make sure that you show the expressions before you plug in the specific values. A correct expression is worth 70% of the credit, even if the numerical calculation is incorrect!

a) Find W/L so that when $V_{\text{BIAS}}=3.5$ and $V_{\text{in}} = 0\text{V}$, then $V_{\text{out}} = 2.5\text{V}$. Do take λ_p into account! Note that $L=2\mu\text{m}$. (4 points)

$$\underline{W/L = \quad \quad \quad / 2}$$

b) What is the minimum and the maximum output voltage for this amplifier? Make sure you mention the limiting reason for each case (i.e. transistor X falls out of saturation, or current source Y hits its minimum voltage drop, etc.). (4 points)

MAX $V_{\text{out}} =$

MAX Limited by:

MIN $V_{\text{out}} =$

MIN Limited by:

c) Draw the small signal model for this amplifier, and calculate the values of g_m and r_o for this transistor (4 points).


$$g_m = \underline{\hspace{2cm}}$$

$$r_o = \underline{\hspace{2cm}}$$

d) Draw the 2-port model for this circuit as a voltage amplifier and calculate the values of A_v , R_{in} and R_{out} . (4 points)

Parameter	Expression	Value
A_v		
R_{in}		
R_{out}		

e) In an attempt to increase the A_v of this amp, we redesign it with a “real” biasing circuit as shown below. Calculate the value of the reference resistor and the W/L of the biasing transistors so that $I_{\text{supply}} = 250\mu\text{A}$ and $V_{\text{BIAS}} = 3.5\text{V}$. For this part do not take λ into account, and assume that the W/L of the amplifying transistor M1 is $160/2$. (this is *not* the same value as the one you found in part a). Make it so that all three branches have the same current of $250\mu\text{A}$. (4 points)



Transistor	W/L
M1	160/2
M2	/2
M3	/2
M4	/2
M5	/2
Resistor	Value in Ω
R	

f) What is the R_{in} , A_v and R_{out} of the new design? (4 points)

Parameter	Expression	Value
A_v		
R_{in}		
R_{out}		

g) What is the minimum and the maximum output voltage of the new design? Make sure you mention the limiting reason for each case (i.e. transistor X falls out of saturation, or current source Y hits its minimum voltage drop, etc.). (4 points)

MAX $V_{out} =$


MAX Limited by:

MIN $V_{out} =$

MIN Limited by:

Problem 3/4 (24 points)

The following is a two stage voltage amplifier employing a n-channel CS stage, and a pnp CC stage. Note that there are no numerical substitutions or calculations in parts a, b and c of this problem - just symbolic expressions!



a) Draw the small signal model for this amplifier (Make sure to properly mark the g, s and d nodes for M1, and b, c, and e nodes for M2. Include r_{oc1} , r_{oc2} due to I_{sup1} and I_{sup2} , respectively). (6 points)

b) Draw the two stage amp 2-port model (i.e. draw one 2-port of each stage and connect them properly together. CS is a transconductance amp, CC is a voltage amp). Write the *expressions* for the quantities shown below, in terms of the device parameters, r_{oc1} , r_{oc2} and R_s and R_L as needed. (OK to use the simplified formulae). (6 points)

Parameter	Expression
G_{m1}	
R_{in1}	
R_{out1}	
A_{v2}	
R_{in2}	
R_{out2}	

c) Draw the overall voltage amp 2-port for the entire amp (i.e. draw one 2-port that represents the entire 2-stage amp), and derive *expressions* for the A_v , R_{in} , R_{out} , as well as v_{out}/v_s in terms of the device parameters, and r_{oc1} , r_{oc2} , R_s and R_L , as needed. (6 points)

Parameter	Expression
R_{in}	
R_{out}	
A_v	
v_{out}/v_s	


d) Assume that $V_{\text{BIAS}} = 1.5\text{V}$, and that the minimum voltage across the current sources is 0.5V . Find the maximum and minimum voltages at the drain of M1 and at the emitter of M2. Make sure you mention the limiting reason for each case (i.e. transistor X falls out of saturation, or current source Y hits its minimum voltage drop, etc.) (6 points)

Node	Min Voltage	Reason for Min Voltage	Max Voltage	Reason for Max Voltage
drain of M1				
emitter of M2				

Problem 4/4 (24 points)

The following is the 2-port representation of a voltage amplifier, where the “Miller” elements C_μ and R_μ have been added as shown.


$A_v = -100$, $R_s = 5\text{k}\Omega$, $R_{in} = 5\text{k}\Omega$, $R_{out} = 5\text{k}\Omega$, $R_L = 5\text{k}\Omega$, $C_\mu = 0.4\text{pF}$, $R_\mu = 100\text{k}\Omega$.



Miller Approximation Refresher:

Note that the Miller approximation applies to *any kind of complex impedance* connected between the nodes that exhibit voltage gain A_v . In general, $\mathbf{Z}_M = \mathbf{Z}_\mu / (1 - A_v)$. (Here a **bold** symbol indicates a complex number). As you know, for capacitors, $\mathbf{Z}_\mu = 1/j\omega C_\mu$, so it turns out that $C_M = C_\mu (1 - A_v)$. Below you will be asked to apply the Miller approximation for capacitors, as well as for resistors....

Miller approximation refresher: these two circuits are almost equivalent.



a) For the voltage amplifier shown in the previous page, find the overall DC gain (v_{out}/v_s) with no Miller resistor in place ($R_\mu = \text{infinity}$). (5 points)


b) Find the overall DC gain expression and evaluate it when $R_\mu = 100\text{k}\Omega$. (5 points)

	Expression	Value for $R_\mu = 100\text{k}\Omega$
v_{out}/v_s		

c) Find the $\omega_{3\text{db}}$ of $|v_{\text{out}}/v_s|$ when R_μ is infinity and when R_μ is $100\text{k}\Omega$. *Hint: apply the Miller approximation to the resistor and the capacitor separately. It is not necessary to solve this considering the complex impedance of the resistor and capacitor taken together.* (5 points)

	Expression	Value in Mrad/sec
$\omega_{3\text{db}}$ for R_μ infinity		
$\omega_{3\text{db}}$ for $R_\mu = 100\text{k}\Omega$		

d) Draw Bode plots on the same graph for $|v_{out}/v_s|$ when R_μ infinity and $R_\mu = 100k\Omega$. (5 points)



e) Derive an expression for the Gain X Bandwidth product of this amplifier. Do not substitute any values. Simplify this expression assuming that $|A_v| \gg 1$, $R_\mu/|A_v| \ll R_s$ and $R_\mu/|A_v| \ll R_{in}$. (4 points)

~ That's All Folks! ~