

**EE 105, Spring 1998
Midterm #2
Professor R.T. Howe**

(Note: Greek letters are in caps, "micro" is represented by a 'u'.)

Default bipolar transistor parameters:

npn: $BETA_o = 100$, $V_{A_n} = 50 \text{ V}$, $V_{BE, oh} = 0.7 \text{ V}$, $V_{CE, sat} = 0.2 \text{ V}$, $V_{th} = 25 \text{ mV}$.

Default MOS transistor parameters: note that LAMBDA depends on L!

NMOS: $u_n C_{ox} = 50 \text{ uAV}^{-2}$, $LAMBDA_n = [0.1/L] \text{ V}^{-1}$ (L in um), $V_{Tn} = 1 \text{ V}$, $C_{ox} = 2 \text{ fF/um}^2$, $C_{Jn} = 0.1 \text{ fF/um}^2$, C_{JSWn}

PMOS: $u_p C_{ox} = 50 \text{ uAV}^{-2}$, $LAMBDA_p = [0.1/L] \text{ V}^{-1}$ (L in um), $V_{Tp} = -1 \text{ V}$, $C_{ox} = 2 \text{ fF/um}^2$, $C_{Jp} = 0.1 \text{ fF/um}^2$, C_{JSWp}


Problem #1 : Bipolar Transresistance Amplifier [20 points]

Given:

$I_{SUP1} = 200 \text{ uA}$; $R_{OC1} = 750 \text{ kOMEGA}$
 $V_{SUP1, min} = 0.15 \text{ V}, 0.45 \text{ V}$

$I_{SUP1} = 100 \text{ uA}$; $R_{OC2} = 200 \text{ kOMEGA}$
 $V_{SUP2, min} = 0.3 \text{ V}$

$I_{BIAS} = -200 \text{ uA}$, $V_{OUT} = 0 \text{ V}$



(a) [2 pts.] Identify the stages of this two-stage transresistance amplifier by labeling the two-ports below with "CE", "C common-emitter, common-base, or common-collector. Also, label node "X".

(b) [3 pts.] Find the numerical value of the small-signal input resistance of this amplifier, R_{in} .
 Your answer need only be correct to within (+/-)5% for full credit.

(c) [3 pts.] Find the numerical value of the small-signal output resistance of this amplifier, R_{out} .
 Your answer need only be correct to within (+/-)5% for full credit.


(d) [5 pts.] Find the numerical value of the "two-port" transresistance R_m of this amplifier (with $R_s = \text{infinity}$ and $R_L = \text{infinity}$).
 Your answer need only be correct to within (+/-)5% for full credit.

(e) [3 pts.] Find the numerical value of v_{out}/i_s for $R_s = 500 \text{ } \Omega$ and $R_L = 10 \text{ k}\Omega$. If you couldn't solve parts (b)-(d) without loss of credit that $R_{in} = 2.2 \text{ k}\Omega$, $R_{out} = 4 \text{ k}\Omega$, $R_m = -185 \text{ k}\Omega$. Needless to say, these are not

(f) [2 pts.] Find the numerical value of the minimum output voltage $V_{OUT, min}$ of this amplifier.


(g) [2 pts.] Find the numerical value of the maximum output $V_{OUT, max}$ of this amplifier.

Problem #2 : CMOS Digital Logic Gate [20 pts.]



(a) [5 pts.] Draw the schematic for this Logic gate, including the (W/L) 's of the transistors in $(\mu\text{m}/\mu\text{m})$. Substrate and well connections are shown in this simplified layout; you can consider that the "select" mask is the same as the "n well" mask.

(b) [2 pts.] Write the logic function implemented by this logic gate. If you couldn't do part (a), you can use the following



(c) [4 pts.] find the numerical value of C_{ab} for this logic gate in fF. You should identify clearly which areas on the layout that you don't need to have done part (a) in order to answer this part; useful device information is located on the cover


(d) [3 pts.] Find the numerical value of C_w for this logic gate in fF. Note that you don't need to have done part (a) in order to answer this part; useful device information is located on the cover. The wiring capacitance per unit area is $C_w = 0.1\text{fF}/\mu\text{m}^2$.

(e) [2 pts.] Find the numerical value of C_g for this logic gate in fF. Note that you don't need to have done part (a) in order to answer this part; useful device information is located on the cover.

(f) [2 pts.] What is the worst-case *charging* current for the load capacitance C_L for this amplifier in μA ? If you couldn't do part (a), you can substitute logic gate given in part (b).

(g) [2 pts.] What is the worst-case *discharging* current for C_L of this amplifier in μA ? If you couldn't do part (a), you can substitute logic gate given in part (b).

Problem #3 : Current Sources [10 points]



- (a) [4 pts.] Using exactly 4 transistors, draw the circuit schematic of a CMOS current source that will implement i_{SUP} (positive supply), using I_{REF} as a reference.
- (b) [3 pts.] Given: $I_{REF} = 25 \mu\text{A}$ and $I_{SUP} = 75 \mu\text{A}$. If all except one of the transistors have widths $W = 10 \mu\text{m}$ and all of $L = 2 \mu\text{m}$, find the width of the remaining transistor. There may be more than one correct answer to this part.
- (c) [3 pts.] Find the maximum voltage $V_{OUT, max}$ for which this current supply will have all of its transistors in operating. If you were unable to solve (b), assume that the width of the PMOS current-source output transistor is $W = 100 \mu\text{m}$.

**Posted by HKN (Electrical Engineering and Computer Science Honor Society)
 University of California at Berkeley
 If you have any questions about these online exams
 please contact examfile@hkn.eecs.berkeley.edu.**