TINAL SOLUTION

	1+2	/18
EECS140 Spring 2015 Final	3	/12
Name Mr B+ studen	4+5	/16
	6	/10
SID	7+8	/24
	9	/20
그 그 그 그는 아이지 않아야 하셨습니까 그 사람이 바쁜 그림 나왔다.	10+11	/22
1) [10] V1 1/2	12+13	/22
1) [10] You need an amplifier with a gain of 10 at 10Mrad/s, and the gain must be accurate to 0.1%. You decide to use an op-amp in	14	/16
leedback. You may assume that the ratio of passives is perfect	Total	/1.60
a) What is the minimum low frequency gain of your op-amp? $f = O_e I \frac{1}{Af} < 10^{-3} A > \frac{1}{10^{-4}} = 10^{-4}$		/160
e) Explain why your answer to 1c is the same whether the op-amp is single-stage. Single stage w = 9m	? SmA a two-stage	
Two stage in feedbank assure PM > 450, so wh = 9m	Wp2>Wu	Jup = 3
2) [8] Aggree that		
2) [8] Assume that you are working with a single-sided supply of 5V in a with Vtn= Vtp =1V and you can choose from the following opamp top (1) NMOS input folded cascode (2) PMOS input folded cascode (3) NMOS input 2 stage Miller compensated (4) PMOS input 2 stage Miller compensated (5) NMOS input folded cascode with output stage (6) PMOS input folded cascode with output stage	technology pologies:	

Which will work for each of the following applications (write all the numbers that will

a) an opamp in unity-gain feedback with input from 2 to 5V and capacitive load.

c) an amplifier with a gain of 2 driving a $1k\Omega$ resistive load and input from 0.5 to 1V

b) a switched capacitor amplifier with a gain of +10 and input from 0 to 0.5V.

d) a unity-gain amplifier with input from 1.5 to 3.5V


123456

work for each)

Prob.

Score /18 /12/16 /10 /24 /20 /22 /22 /16

3) [12] The data in the figure below is taken from a PMOS transistor made out of diamond. The source is grounded, the drain voltage varies from 0 to -10V. The gate voltage varies from -0.5 to -4.5V in steps of -0.5V. Drain current is given in mA per millimeter of Width. Assume that you have a transistor that with W/L = 1000u/1u, so the vertical axis can be read as mA.



(from Kunze, et al., Carbon 37 (1999).)

- a) estimate the threshold voltage, Vtp = -0.5V
- b) estimate g_m when V_G =-3V and the device is in saturation $\Delta T = 20 \text{ m/s}$ 4 V = 0.5 Vc) estimate r_0 when V_G =-3V and the device is in saturation

d) estimate
$$R_{ON}$$
 when $R_{G} = \frac{4V}{DI} = \frac{5V}{T_{MA}} = 5K$ when $R_{OS} = \frac{4V}{DI} = \frac{5V}{T_{MA}} = 5K$ when $R_{ON} = \frac{4V}{DS} = 0$

- e) if this device is used as a PMOS common source amplifier with an ideal current source load at a gate bias of V_G=-3V,
 - (1) sketch the circuit, including the magnitude (in mA) of the current source (2) roughly what gain will it have?

$$A_{V} = -\frac{46ms}{50mA}$$

- 4) [10] Your colleague creates a new transistor with a drain current given by I_d = a V_g V_d when the source is grounded. a has units of [A/V²].
 a) write a formula for g_m in terms of a, V_g, and V_d
 b) write a formula for r_o in terms of a, V_g, and V_d
 c) write a formula for the gain in terms of a, V_g, and V_d
 d) for proper operation, you have to bias the gate and drain at values between 0.1V or 1V. Which values should you choose to maximize the gain?
 5) [6] You are helping another colleague make measurements on an amplifier circuit in a box with three terminals labeled IN, OUT, and GND. You apply voltages from GND to IN and GND to OUT and measure the current as shown in the table below
- box with three terminals labeled IN, OUT, and GND. You apply voltages from GND to IN and GND to OUT and measure the current as shown in the table below.

 a) What is G_M for the amplifier?

 b) What is R_o for the amplifier?
 - What is R_0 for the amplifier?

2

c) If you disconnect the voltage source from OUT and apply 1.002V to IN, what voltage do you expect to see out OUT?

4		
(3-	(0.002)(10,000)=	-17V

			the same of the sa
voltage on IN	voltage on OUT	current into IN	current into OUT
1V	3V	0	O Content into OOT
1.001V	3V	. 0	10uA
IV	3.001V	0	1nA

6) [10] You have made a bandgap reference similar to the one in Lab 5. *Carefully* sketch the voltage across the diode, the voltage across resistor R₁, and the voltage at the drain of M1, all vs. temperature for T=-40 to +85C. "Carefully" means label each axis and draw clearly. Assume that the diode voltage is 0.6V at 25C, and ln(N)=1.







Fig. 6: A CMOS bandgap voltage reference using erroramplifier-based current mirror.





- 7) [16] Design an NMOS-input two-stage op-amp with the following specs:
 - 2uA flowing in each input device and 10uA flowing in the output devices
 - 100mV overdrive voltages
 - 1um channel lengths
 - V_{DD} =5V. $\mu_n C_{ox}$ =200uA/V², $\mu_p C_{ox}$ =100uA/V², $|V_{tp}|$ = V_{tn} =1V, λ =1/(10V) You may use a single 1uA ideal current source or schematic, label your devices, label node voltages and branch currents.




$$g_{mi} = \frac{270}{V_{osab}} = \frac{4mA}{100mV} = 40\mu S$$
 $G_{mi} = \frac{20\mu R}{100mV} = 200\mu S$
 $R_{oi} = \frac{10V}{2mA} = 7.5 m \Omega$
 $R_{oi} = \frac{10V}{2mA} = 500 k \Omega$
 $R_{oi} = \frac{10V}{10mA} = 500 k \Omega$

- 8) [8] For the previous problem,
 - a) what is the input common mode range [1.2] 4.9]
 - b) output swing [0.1, 4.9]
 - c) low frequency gain 10,000
 - d) output pole with a 10fF load capacitor?

100mV overdrive voltages, 1um channel lengths $V_{OUT} = V_{DD}/2$ $V_{DD}\!\!=\!\!5V.~~\mu_{n}C_{ox}\!\!=\!\!200uA/V^{2},~\mu_{p}C_{ox}\!\!=\!\!100uA/V^{2},~|V_{tp}|\!\!=\!\!V_{tn}\!\!=\!\!1V,~\lambda\!\!=\!\!1/\!(10V)$ MI1 V_{BP2} C_2 M4b I_x V_{o1} C_1 Vout M3b M2b a) What are the widths of M1a, M4a, M5a and M11 in terms of W_0 ? W4a= 1/2 W5a= 1/2 Wo W11= b) What are the widths of M3a and M10 in terms of W_{2a}? c) What is the bias voltage on V_{ol} with $V_{id}=0$? 3 9 VW3a= d) What is the input common mode range? $\left[\begin{array}{c} V_{BN/2} - V_{o} / V - |V_{f}| \\ -0.9 / s - |V_{o}| \end{array}\right]$ (2) e) What is the output swing? [0.1, 4.9] V [2] f) Using the ideal current source with current $I_x=I_{D0}$, design the bias circuitry just for the PMOS gates, V_{BP1} and V_{BP2} . Label device sizes relative to W0 and W2a.

9) [20] For the amplifier below, assume that you have designed the circuit such that

 $I_{D0} = I_{D2a} = I_{D10}$



b) What is the gain from the PMOS device to the output, A_{vp} , in terms of the NMOS gain to the output, A_{vn} ? $A_{vp} = \frac{1}{2} A_{vp}$


2

c) What is the thermal noise voltage in the PMOS device, v_{np} , in terms of the thermal noise voltage in the NMOS device, v_{nn} ? $\overline{v}_{np} = 4 k_0 t_0 f_0 = 2 \overline{v}_{np}$ $\overline{v}_{np} = \sqrt{z} \overline{v}_{np}$


d) What is the total output noise power, $(v_{\text{noise,out}})^2$? $V_{n,n} A_{v,n}^2 + V_{n,p} A_{v,p} = V_{n,n} A_{v,n} (1 + 2(\frac{1}{2})) = \frac{3}{2} V_{n,n} A_{v,n}^2$

e) What is the total equivalent input noise power, $(v_{\text{noise,inputEQ}})^2$ in terms of the NMOS noise voltage?


13 Vn,n



14) [16] Many student projects used a topology like the following ADC in their final projects. An external digital SAR circuit takes a clock and the comparator output and generates the LD and Di signals.



a) design the circuitry that goes inside of the boxes labeled A, assuming that Vin is loaded on the bottom plates of the capacitors during the LD phase, and then the bottom plate is switched between 1V and ground in subsequent clock cycles. Clearly identify any external inputs to the box which are currently not shown.



b) Assuming the SAR drives the signals to the boxes properly, sketch the waveforms on LD, the digital control bits D2, D1, and D0, and V+ when the input Vin = 0.6V

