



University of California
 College of Engineering
 Department of Electrical Engineering
 and Computer Sciences

E. Alon

Saturday, December 13, 2008

12:30-3:30pm

EECS 141: FALL 2008—FINAL EXAM

For all problems, you can assume that all transistors have a channel length of 100nm and the following parameters (unless otherwise mentioned):

NMOS:

$V_{Tn} = 0.2V$, $\mu_n = 400 \text{ cm}^2/(V \cdot s)$, $C_{ox} = 1.125 \text{ } \mu\text{F}/\text{cm}^2$, $v_{sat} = 1e7 \text{ cm/s}$, $L=100\text{nm}$, $\gamma=\lambda=0$

PMOS:

$|V_{Tp}| = 0.2V$, $\mu_p = 200 \text{ cm}^2/(V \cdot s)$, $C_{ox} = 1.125 \text{ } \mu\text{F}/\text{cm}^2$, $v_{sat} = 1e7 \text{ cm/s}$, $L=100\text{nm}$, $\gamma=\lambda=0$

NAME	Last <i>Solutions</i>	First
-------------	-----------------------	-------

GRAD/UNDERGRAD	
-----------------------	--

Problem 1: ____ / 16

Problem 2: ____ / 14

Problem 3: ____ / 24

Problem 4: ____ / 24


Problem 5: ____ / 18

Total: ____ / 96


PROBLEM 1: Logic Styles and LE (16 pts)

For this problem, you can assume that $C_G = C_D = 2\text{fF}/\mu\text{m}$, $R_{sqn} = 10\text{k}\Omega/\square$, $R_{sqp} = 20\text{k}\Omega/\square$, and that the transistors are quadratic (i.e., long-channel).

a) (3 pts) What logical function does the gate shown below implement?



b) (7 pts) Given the sizing shown below, what value of W would you use in order to make the worst-case LE of the C input equal to half the LE of the A and B inputs (i.e., $LE_C = \frac{1}{2}LE_A$)? What would be the LE of the C input in this case?



Note that the worst-case resistance of the stage is the same regardless of whether we are looking at the C , B , or A inputs. So C_{in} for C must be $\frac{1}{2}$ the C_{in} for A or B :


$$C_{inC} = \frac{1}{2} C_{inA}$$

$$(W+1) = 2 \rightarrow \boxed{W=1}$$

$$LE_C = \frac{(\frac{1}{2} + \frac{1}{2} + 1) R_{sq} L \cdot 2 C_g}{R_{sq} L \cdot 3 C_g}$$

$$\boxed{LE_C = \frac{4}{3}}$$

- c) (6 pts) During evaluation, what is the logical effort of the dynamic gate shown below from input In?



$$R_{\text{pullup}} = \frac{R_{\text{sq},P}}{R_{\text{sq},N}} \cdot \left(1 + \frac{1}{4}\right) = 2.5$$

$$R_{\text{keeper}} = \frac{1}{0.2} = 5$$

$$I_{\text{pullup}} \approx \frac{1}{2.5} - \frac{1}{5} = \frac{1}{5} \rightarrow R_{\text{gate}} = 5$$


$$C_{\text{gate}} = 1$$

$$LE = \frac{R_{\text{gate}} C_{\text{gate}}}{R_{\text{inv}} C_{\text{inv}}} = \boxed{\frac{5}{3}}$$

PROBLEM 2: SRAM Design (14 points)

For this problem you should use the velocity saturated transistor model.

- a) (8 pts) Shown below is an SRAM cell during a read, where the power supply of the SRAM has been reduced to 0.65V while the V_{DD} of the wordline is 1.2V. Note that the bitlines have also been precharged to 0.65V. With the device sizing shown below, what is the read ΔV ? (Hint: How much larger is I_{DSAT} for a transistor with $V_{GS} = 1.2V$ than with $V_{GS} = 0.65V$?)



$$E_{cL} = \frac{2v_{sat}}{\mu} L = 0.5V \quad V_{TN} = 0.2V$$

$$\frac{I_{DSAT}(V_{GS}=1.2V)}{I_{DSAT}(V_{GS}=0.65V)} = \frac{(1.2V - 0.2V)^2 / (1.2V - 0.2V + 0.5V)}{(0.65V - 0.2V)^2 / (0.65V - 0.2V + 0.5V)} \approx 3.13$$

So, even though access device is half as wide, its current would be higher than the pull-down device if $\Delta V \approx 0$. So, let's guess that both are in sat:

$$\frac{1}{2} \frac{(1.2V - \Delta V - 0.2V)^2}{(1.2V - \Delta V - 0.2V) + 0.5V} = \frac{(0.65V - 0.2V)^2}{(0.65V - 0.2V) + 0.5V} \rightarrow \boxed{\Delta V \approx 278mV}$$

Check our guess:

$$V_{GTaccess} = 1.2V - 278mV - 200mV = 722mV$$

$$V_{DSaccess} = 0.65V - 278mV = 372mV$$

$$V_{GTpd} = 0.65V - 0.2V = 450mV$$

$$V_{DSpd} = 278mV$$


$$V_{DSATa} = \frac{722mV \cdot 500mV}{722mV + 500mV} \approx 295mV$$

access saturated ✓

$$V_{DSATpd} = \frac{0.45V \cdot 0.5V}{0.45V + 0.5V} \approx 237mV$$

pull down saturated ✓

- b) (6 pts) Assuming that in your answer to part a) you calculated that the pull-down device is saturated, how much faster does the SRAM cell pull down the bitline when the wordline is driven to 1.2V compared to if the wordline was driven to only 0.65V? (Note that most of the credit on this problem will be given for finding the right regions of operation and setting up the equations.)




When $WL = 1.2V$:

$I_{\text{pull-down}} = I_{\text{DSAT}}$ of the pull-down device

$$I_{\text{pull-down}} \propto 0.24 \cdot \frac{(0.65V - 0.2V)^2}{(0.65V - 0.2V) + 0.5V}$$

When $WL = 0.65V$:



pull-down much bigger, so it should be in linear region.

Solve for ΔV :

$$0.12 \mu\text{m} \cdot 1e7 \text{ cm/s} \cdot \frac{(0.65V - 0.2V - \Delta V)^2}{0.65V - 0.2V - \Delta V + 0.5V} = \frac{0.24 \mu\text{m}}{0.1 \mu\text{m}} \cdot 400 \text{ cm}^2/\text{Vsec} \cdot (0.65V - 0.2V - \Delta V/2) \Delta V$$

$$\rightarrow \Delta V \approx 52 \text{ mV}$$


$$S_u, \frac{I_{pd}(WL=1.2V)}{I_{pd}(WL=0.65V)} = \frac{0.24 (0.65V - 0.2V)^2 / (0.65V - 0.2V + 0.5V)}{0.12 (0.65V - 0.2V - 0.052V)^2 / (0.65V - 0.2V - 0.052V + 0.5V)}$$

$$\frac{I_{pd}(WL=1.2V)}{I_{pd}(WL=0.65V)} \approx 2.417$$

PROBLEM 3: Dynamic Logic Design (24 pts)

For this problem, you can assume that $V_{DD} = 1.2V$, $C_G = 2fF/\mu m$, and $C_D = 1fF/\mu m$.

- a) (6 pts) In the domino gate shown below, what is the minimum W_n necessary to ensure that the gate does not fail due to charge sharing? You can assume that with the sizing shown, the V_{IH} of the inverter is $\frac{3}{4}V_{DD}$, and that none of the source/drain regions have been shared.



Cap on node X:

$$\begin{aligned} C_x &= C_{DC} + C_{OB} + C_{OA} + C_{GA} \\ &= 3\mu m \cdot 1fF/\mu m + 1\mu m \cdot 2fF/\mu m \\ &= 5fF \end{aligned}$$

Cap on node $\overline{\text{Out}}$:

$$\begin{aligned} C_{\overline{\text{out}}} &= C_{OA} + C_{Opre} + 5W_n C_G \\ &= 2fF + 1fF/\mu m \cdot W_n \end{aligned}$$

Charge sharing: $V_{DD} \cdot C_{\overline{\text{out}}} = V_{new} (C_{\overline{\text{out}}} + C_x)$

$$V_{new} = \frac{C_{\overline{\text{out}}}}{C_{\overline{\text{out}}} + C_x} \cdot V_{DD}$$

To meet V_{IH} of inverter: $V_{new} > \frac{3}{4} V_{DD}$


$$\frac{2fF + 1fF/\mu m \cdot W_n}{2fF + 1fF/\mu m \cdot W_n + 5fF} > \frac{3}{4}$$

$$2fF + 1fF/\mu m W_n \geq 5.25 fF + 7.5 fF/\mu m W_n$$


$$\boxed{W_n \geq 1.3\mu m}$$

- b) (6 pts) Other than changing W_n , the sizes of the transistors in the dynamic gate, or adding a keeper, what else can change in the gate from part a) in order to mitigate the charge sharing issue? You should explain your changes and draw a new transistor-level schematic of the gate (no sizing necessary). To receive full credit on this problem, you should identify two independent changes; if you identify three changes you will receive bonus credit.


(1) Pre-charge the internal node:




(2) Re-order the gate to increase C_{out} :



(3) Reduce the skew of the inverter to decrease V_{IH} (doesn't reduce charge sharing, but reduces its impact on the output).



- c) (2 pts) On the evaluation edge, what is the delay of the dynamic gate shown below as a function of $R_{sq,n}$, C_L , W , and W_{clk} ? You can assume that $C_D = 0$ and ignore slope effect.



$$t_p = \ln(2) R_{sq,n} \cdot L \cdot \left(\frac{1}{W} + \frac{1}{W_{clk}} \right) \cdot C_L$$

- d) (2 pts) Assuming that In has an activity factor of $\alpha_{0 \rightarrow 1}$, how much power is consumed due to driving In? How about due to driving clk? You should provide your answers in terms of W , W_{clk} , $\alpha_{0 \rightarrow 1}$, C_G , V_{DD} , and f .

$$P_{In} = \alpha_{0 \rightarrow 1} C_G \cdot W V_{DD}^2 f$$

$$P_{clk} = C_G (W_{clk} + 1 \mu m) V_{DD}^2 f$$

- e) (8 pts) Increasing the size of the evaluation transistor (i.e., increasing W_{clk}) speeds up the dynamic inverter, but costs power. Using the results from parts c) and d), can you find an optimal W_{clk}/W ?

"Optimal" here can only mean that we are spending just the right amount of power for a given delay (or hitting the best delay for a given power). That means we should be looking at sensitivities of W and W_{clk} and trying to balance them.

$$\frac{\partial P}{\partial W} = -\frac{\ln(2) R_{syn} L C_L}{W^2}$$

$$\frac{\partial P}{\partial W_{clk}} = -\frac{\ln(2) R_{syn} L C_L}{W_{clk}^2}$$

$$\frac{\partial P}{\partial W} = \alpha_{0 \rightarrow 1} C_g V_{DD}^2 f$$

$$\frac{\partial P}{\partial W_{clk}} = C_g V_{DD}^2 f$$

$$S_W = -\frac{\alpha_{0 \rightarrow 1} C_g V_{DD}^2 f}{\ln(2) R_{syn} L C_L} \cdot W^2$$

$$S_{W_{clk}} = -\frac{C_g V_{DD}^2 f}{\ln(2) R_{syn} L C_L} \cdot W_{clk}^2$$


$$S_W = S_{W_{clk}}$$

$$-\left(\frac{C_g V_{DD}^2 f}{\ln(2) R_{syn} L C_L}\right) \alpha_{0 \rightarrow 1} W^2 = -\left(\frac{C_g V_{DD}^2 f}{\ln(2) R_{syn} L C_L}\right) W_{clk}^2$$

$$\rightarrow \boxed{\frac{W_{clk}}{W} = \sqrt{\alpha_{0 \rightarrow 1}}}$$

PROBLEM 4: Timing and Clock Distribution (24 points)

In this problem we will be examining the pipeline shown below. The minimum and maximum delays through the logic are annotated on the figure, and the flip-flops have the following properties: $t_{\text{clk-q}} = 50\text{ps}$, $t_{\text{setup}} = 25\text{ps}$, and $t_{\text{hold}} = 25\text{ps}$. You can assume that the clock has no jitter.



- a) (6 pts) What is the minimum clock cycle time for this pipeline? Are there any minimum delay violations?

Min. cycle: CL₁ has largest $t_{p,\text{max}}$, so:

$$t_{\text{clk-q}} + t_{p,\text{max}1} + t_{\text{setup}} < T_{\text{cycle}}$$

$$50\text{ps} + 300\text{ps} + 25\text{ps} < T_{\text{cycle}}$$

$$T_{\text{cycle}} > 375\text{ps}$$


Min. delay: CL₂ has smallest $t_{p,\text{min}}$, so:

$$t_{\text{clk-q}} + t_{p,\text{min}2} > t_{\text{hold}}$$

$$50\text{ps} + 25\text{ps} > 25\text{ps}$$

$$50\text{ps} > 0\text{ps} \checkmark$$

↳ No hold time problem.



- b) (4 pts) Now we'll include the clock distribution network for this pipeline. Assuming that the delay of each inverter is nominally 50ps, but that each inverter's delay varies randomly by $\pm 20\%$, now what is the minimum clock cycle time?

Each inverter delay varies by $\pm 10ps$. CL_1 has largest max delay, but since only picks up skew from inverters D and E (whereas path through CL_2 has skew from B, E, C, and F), need to check which one is the most critical.


$$t_{p,max_1} + 2\Delta t_{inv} = 300ps + 20ps = 320ps$$

$$t_{p,max_2} + 4\Delta t_{inv} = 275ps + 40ps = 315ps$$

So, CL_1 is still critical:

$$t_{clk-q} + t_{p,max_1} + t_{setup} + 2\Delta t_{inv} < T_{cycle}$$

$$T_{cycle} < 395ps$$



- c) (4 pts) Under these same conditions (i.e., 50ps nominal inverter delay, +/-20% delay variation), can this pipeline fail any minimum delay constraints?


Path through CL_2 has smallest $t_{p,min}$ and most skew, so that's clearly where we need to worry about failure.

$$t_{clk-q} + t_{p,min2} > t_{hold} + 4\Delta t_{inv}$$

$$50ps + 25ps > 25ps + 40ps$$


$$10ps > 0ps \quad \checkmark$$

↳ No hold time violation.



- d) (10 pts) If we replace the flip flops by pulsed latches with the same $t_{\text{clk-q}}$, t_{setup} , and t_{hold} as the flip-flops, and with $t_{\text{d-q}} = t_{\text{clk-q}} + t_{\text{setup}}$, can the minimum cycle time of the pipeline be reduced without potentially failing a minimum delay constraint? If so, how wide must the pulses be, and what is the new minimum cycle time? If not, explain which path fails the minimum delay constraint.

Find - max pulse width without hold time:




$$t_{\text{clk-q}} + t_{\text{p,min}_2} \geq 4\Delta t_{\text{min}} + T_{\text{ow}} + t_{\text{hold}}$$

$$T_{\text{ow}} \leq 50\text{ps} + 25\text{ps} - 40\text{ps} - 25\text{ps}$$

$$T_{\text{ow}} \leq 10\text{ps}$$

For cycle time, look at worst-case skew with $T_{inv} = 10\text{ps}$:



For path through CL_1 : $t_{clk-q} + t_{D,max1} + t_{setup} < T_{cycle} - 2\Delta t_{inv} + T_{inv}$

$$T_{cycle} > 385\text{ps}$$

Check that path through CL_2 is still OK:

$$t_{clk-q} + t_{D,max2} + t_{setup} < T_{cycle} - 2\Delta t_{inv}$$

$$350\text{ps} < 365\text{ps} \quad \checkmark$$

$\rightarrow CL_2$ OK. (OK even if needed to be before $L3 \uparrow$.)

* If you get the right T_{cycle} , you will receive full credit.

* If you check that the CL_2 path is still OK under these conditions, you will receive bonus points.

PROBLEM 5: Arithmetic (18 pts)

In this problem we will look at designing a comparator whose output $C_{out} = 1$ whenever $A > B$, where A and B are unsigned binary numbers. Throughout this problem you can assume that you have both the true and complement versions of the inputs available to you.

- a) (2 pts) If A and B are both only a single bit, draw a gate-level schematic (i.e., no transistors) showing how you would compute C_{out} .

If $A=1$ and $B=0$, $A > B$.


S_0 ;




- b) (5 pts) Now assume that A and B are both two bit numbers – i.e., we have inputs $A_{1:0}$ and $B_{1:0}$. To compare between A_0 and B_0 we can use the “half comparator” circuit you drew in part a). Draw a gate level schematic showing how you would implement a “full comparator” and use it to calculate the final C_{out} .




A	B	Cout
0	0	C_{in}
0	1	0
1	0	1
1	1	C_{in}



Two-bit comparator:



This can also be replaced with  (see next page)

- c) (5 pts) Notice that these comparators have several characteristics that are very similar to adders. As a function of A and B, define new P (propagate) and G (generate) signals that are appropriate for comparators, and then write the logic equation that gives the C_{out} for a particular bit using P, G, and C_{in} .

Look at truth table again:

A	B	C_{in}	P	G
0	0	C_{in}	1	0
0	1	0	0	0
1	0	1	X	1
1	1	C_{in}	1	0

(Never use intermediate C_{outs} ,
so it doesn't matter what
P is when $G=1$)

$$G = A \cdot \bar{B} \quad P = A + \bar{B}$$

or

$$P = \bar{A} \cdot \bar{B} + A \cdot B = \overline{A \oplus B}$$

$$C_{out} = G + P \cdot C_{in}$$

- d) (6 pts) Given your definitions from part c), sketch a block diagram showing how you can implement an 8-bit “carry lookahead” comparator using the PG block shown below.

