

## EECS 141: SPRING 01 --MIDTERM 2

Prof. Andrei Vladimirescu

The transistors in the following problems are minimum-length (0.25  $\mu\text{m}$ ) devices fabricated in a 0.25  $\mu\text{m}$  process; the c  
 NMOS:  $V_{tn0} = 0.4 \text{ V}$ ,  $V_{tn} = 0.7 \text{ V}$ ;  
 PMOS:  $V_{tp0} = -0.4 \text{ V}$ ,  $V_{tp} = -0.7 \text{ V}$ .  
 The supply voltage is  $V_{dd} = 2.5 \text{ V}$ .

### Problem 1. Static CMOS Logic

Consider the two complementary static CMOS gates shown below.




Figure 1

a) Do they implement the same logic function? What logic function(s) do they implement?

Yes       No

F1 =	F2 =
------	------

b) Considering the transistor sizes shown what is the worst-case input pattern (A-E) from a delay perspective for Circuit

Circuit A

A=	B=	C=	D=	E=
----	----	----	----	----

Circuit B

A=	B=	C=	D=	E=
----	----	----	----	----

c) What are the worst-case propagation delays  $T_{pHL}$  and  $T_{pLH}$ ? For which Circuit, A or B, and which input patterns do the

$t_{pLH} =$	Ckt	ABCDE =	$t_{pHL} =$	Ckt	ABCDE =
-------------	-----	---------	-------------	-----	---------

d) Consider that the inputs change in the following order: A, B, C, D, E. Which circuit performs better and why?

Ckt A <input type="checkbox"/>	Ckt B <input type="checkbox"/>
--------------------------------	--------------------------------

e) Give a more appropriate sizing of the transistors (in integer multiples) of Circuit A and B which improves the propagation delay.

### PROBLEM 2: Dynamic Logic

For the dynamic CMOS gate shown in Fig. 2 and considering the waveforms specified (0-2.5V).





Figure 2


a) What is the logic function?

$F_x =$

b) Sketch the waveforms considering just the diffusion capacitances at nodes x, y, z; indicate the voltage levels for each



c) Now consider that  $C_{gdo} = 10fF$  of the clocking transistors cannot be neglected; draw the waveforms in this situation



d) For each of the three clock periods shown estimate the  $\Delta V$  on the rising (1+, 2+, 3+) and the falling edge (1-, 2-, 3-) at x and z taking into account  $C_{gdo}$  of the clocking transistors.

$\phi$	1+	1-
$\Delta V_x$		
$\Delta V_z$		

e) Is there an upper limit for  $|\Delta V|$ ? Explain.

$|\Delta V| =$

f) What is the average power dissipation of this circuit if it is clocked at  $f=500\text{MHz}$ ? Consider the switching probability

$P_{av} =$

**Problem 3. Pass transistor logic.**

A CPL implementation of a circuit for a very common arithmetic block is shown in Figure 3.




Figure 3


a) What is the logic function implemented and for what arithmetic block can it be used?

$F_{OUT} =$

b) All input signals are 0-2.5V and  $V_{dd} = 2.5\text{V}$ ; show the voltage levels for a logic "0" and "1" at nodes x, y, and OUT

Input	$V_x$	$V_y$	$V_{out}$
Logic 0			
Logic 1			

c) Suggest a circuit change to improve the noise margins of this circuit; draw your solution on the circuit diagram below.



d) Draw a pass-transistor circuit implementation of this function using both N- and PMOS transistors; does the solution

e) Which solution, c) or d) is preferable and why?

---

**Posted by HKN (Electrical Engineering and Computer Science Honor Society)  
University of California at Berkeley  
If you have any questions about these online exams  
please contact [examfile@hkn.eecs.berkeley.edu](mailto:examfile@hkn.eecs.berkeley.edu).**